


SJV50-TR Block Diagram



Project code: 91.4FM01.001
PCB P/N : 48.4FM01.011
REVISION : 09228-1
USB BD : 08652-1M
PWR BD : 08653-1

PCB Layer Stackup

- L1: Signal 1
- L2: VCC
- L3: Inner Signal 2
- L4: Inner Signal 3
- L5: GND
- L6: Signal 4

CPU V_CORE

INPUT	OUTPUT
DCBATOUT	VCC_CORE_S0

SYSTEM DC/DC

INPUT	OUTPUT
DCBATOUT	ID1V_S0 ID2V_S0 ID8V_S3

SYSTEM DC/DC

INPUT	OUTPUT
DCBATOUT	5V_S5 3D3V_S5

SYSTEM LDO

INPUT	OUTPUT
1D8V_S3	0D9V_S3

SYSTEM LDO

INPUT	OUTPUT
3D3V_S5 3D3V_S0 3D3V_S0	ID2V_S5 2D5V_S0 ID5V_S0

SYSTEM LDO

INPUT	OUTPUT
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5

Battery Charger

INPUTS	OUTPUTS
AD+ BAT+	DCBATOUT

<Core Design>



Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

File: A gift from Eko!		
Size A3	Document Number SJV50-TR	Rev -1
Date: Monday, June 29, 2009	Sheet 1	of 59

PCIE

PCIE0	LAN
PCIE1	MINICARD1
PCIE2	MINICARD2
PCIE3	







USB	
Pair	Device
11	CardReader
10	CCD
9	Mini Card2
8	USB4
7	USB1
6	USB2
5	BlueTooth
4	NC
3	NC
2	NC
1	Mini Card1
0	USB3

→ OCP2#
→ OCP1#

→ OCP0#


<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
USB&PCIE ROUTING	
Title Size A3	Document Number SJV50-TR
Date: Monday, June 29, 2009	Sheet 2 of 59
Rev 1	






SEL	REF	Frequency	Configuration
SEL_SATA	REF1	100 MHz	non-spreading differential SRC clock
	0*	100 MHz	spreading differential SRC clock
SEL_HTT66	REF0	66 MHz	3.3V single ended HTT clock
	0*	100 MHz	differential HTT clock
SEL_27	REF2	27 MHz	3.3V single ended enable
	0	100 MHz	spreading differential SRC clock

* default
CPU_CLK (200MHz)



Due to PLL issue on current clock chip, the SBlink clock need to come from SRC clocks for RS740 and RS780. Future clock chip revision will fix this.


Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.




NB CLOCK INPUT TABLE

NB CLOCKS	RS740	RX780	RS780
HT_REFCLKP	66M SE(SINGLE END)	100M DIFF	100M DIFF
HT_REFCLKN	NC	100M DIFF	100M DIFF
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)
REFCLK_N	NC	NC	vref
GFX_REFCLK	100M DIFF	100M DIFF	100M DIFF(IN/OUT)*
GPP_REFCLK	NC	100M DIFF	NC or 100M DIFF OUTPUT
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF


* RS780 can be used as clock buffer to output two PCIe reference clocks. By default, chip will configured as input mode, BIOS can program it to output mode.



Placement note:
10ux1,4.7ux1,0.22ux1,180px1 for each group



State	Specification	Notes	2M200100M2303
S0.C0.Px	Tcase Max	3	TBD
	NB COF	1	400 MHz
	VID_VDDNB Min	2	0.950 V
	VID_VDDNB Max	2	0.950 V
	Startup P-state		S0.C0.P7
S0.C0.P0	CPU COF	1	2000 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	IDD Max	3	TBD
S0.C0.P1	CPU COF	1	1800 MHz
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	S0.C0.P2	CPU COF	1
TDP		3	TBD
VID_VDD Min		2	1.100 V
VID_VDD Max		2	1.125 V
S0.C0.P3		CPU COF	1
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	S0.C0.P4	CPU COF	1
TDP		3	TBD
VID_VDD Min		2	1.100 V
VID_VDD Max		2	1.125 V
S0.C0.P5		CPU COF	1
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V
	S0.C0.P6	CPU COF	1
TDP		3	TBD
VID_VDD Min		2	1.100 V
VID_VDD Max		2	1.125 V
S0.C0.P7		CPU COF	1
	TDP	3	TBD
	VID_VDD Min	2	1.100 V
	VID_VDD Max	2	1.125 V



SKT-CPU638P-GP-U2
62.10055.111
SKT-BGA638H176

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




Title: **CPU (1 of 4)**

Size: Document Number Rev: -1

Date: Monday, June 29, 2009 Sheet 4 of 59

Placement note:
4.7ux2,0.22ux1,180px1 for each group


Place near to CPU




SKT-CPU638P-GP-U2
62.10055.111

MEMB_MA_DATA#	ACPU1C	MEMB_DATA#	MEMB_DATA#	MEMB_MB_DATA#
16 MEM_MA_DATA0	G12	MA_DATA0	MB_DATA0	C11
16 MEM_MA_DATA1	F12	MA_DATA1	MB_DATA1	A11
16 MEM_MA_DATA2	H14	MA_DATA2	MB_DATA2	A14
16 MEM_MA_DATA3	G14	MA_DATA3	MB_DATA3	B14
16 MEM_MA_DATA4	H11	MA_DATA4	MB_DATA4	G11
16 MEM_MA_DATA5	H12	MA_DATA5	MB_DATA5	E11
16 MEM_MA_DATA6	C11	MA_DATA6	MB_DATA6	D12
16 MEM_MA_DATA7	E13	MA_DATA7	MB_DATA7	A13
16 MEM_MA_DATA8	H15	MA_DATA8	MB_DATA8	A15
16 MEM_MA_DATA9	E15	MA_DATA9	MB_DATA9	A16
16 MEM_MA_DATA10	E17	MA_DATA10	MB_DATA10	A19
16 MEM_MA_DATA11	H17	MA_DATA11	MB_DATA11	A20
16 MEM_MA_DATA12	E14	MA_DATA12	MB_DATA12	A20
16 MEM_MA_DATA13	F14	MA_DATA13	MB_DATA13	D14
16 MEM_MA_DATA14	C17	MA_DATA14	MB_DATA14	C18
16 MEM_MA_DATA15	G17	MA_DATA15	MB_DATA15	D18
16 MEM_MA_DATA16	G18	MA_DATA16	MB_DATA16	A20
16 MEM_MA_DATA17	C19	MA_DATA17	MB_DATA17	D21
16 MEM_MA_DATA18	D22	MA_DATA18	MB_DATA18	D24
16 MEM_MA_DATA19	E20	MA_DATA19	MB_DATA19	C25
16 MEM_MA_DATA20	E18	MA_DATA20	MB_DATA20	B20
16 MEM_MA_DATA21	F18	MA_DATA21	MB_DATA21	C20
16 MEM_MA_DATA22	B22	MA_DATA22	MB_DATA22	B24
16 MEM_MA_DATA23	C23	MA_DATA23	MB_DATA23	C24
16 MEM_MA_DATA24	F20	MA_DATA24	MB_DATA24	E24
16 MEM_MA_DATA25	H24	MA_DATA25	MB_DATA25	G25
16 MEM_MA_DATA26	H24	MA_DATA26	MB_DATA26	G26
16 MEM_MA_DATA27	J19	MA_DATA27	MB_DATA27	G26
16 MEM_MA_DATA28	E21	MA_DATA28	MB_DATA28	C26
16 MEM_MA_DATA29	E22	MA_DATA29	MB_DATA29	D26
16 MEM_MA_DATA30	H20	MA_DATA30	MB_DATA30	G23
16 MEM_MA_DATA31	H20	MA_DATA31	MB_DATA31	G24
16 MEM_MA_DATA32	H22	MA_DATA32	MB_DATA32	A24
16 MEM_MA_DATA33	AB24	MA_DATA33	MB_DATA33	A23
16 MEM_MA_DATA34	AA21	MA_DATA34	MB_DATA34	AD24
16 MEM_MA_DATA35	AA21	MA_DATA35	MB_DATA35	AE24
16 MEM_MA_DATA36	W22	MA_DATA36	MB_DATA36	AA26
16 MEM_MA_DATA37	Y21	MA_DATA37	MB_DATA37	AA25
16 MEM_MA_DATA38	Y22	MA_DATA38	MB_DATA38	AD26
16 MEM_MA_DATA39	Y20	MA_DATA39	MB_DATA39	AC22
16 MEM_MA_DATA40	AA20	MA_DATA40	MB_DATA40	AD22
16 MEM_MA_DATA41	AA18	MA_DATA41	MB_DATA41	AE20
16 MEM_MA_DATA42	AB18	MA_DATA42	MB_DATA42	AE24
16 MEM_MA_DATA43	AD21	MA_DATA43	MB_DATA43	AF24
16 MEM_MA_DATA44	AD19	MA_DATA44	MB_DATA44	AC23
16 MEM_MA_DATA45	Y18	MA_DATA45	MB_DATA45	AC20
16 MEM_MA_DATA46	AD17	MA_DATA46	MB_DATA46	AD20
16 MEM_MA_DATA47	W16	MA_DATA47	MB_DATA47	AD18
16 MEM_MA_DATA48	W14	MA_DATA48	MB_DATA48	AE18
16 MEM_MA_DATA49	AC14	MA_DATA49	MB_DATA49	AE17
16 MEM_MA_DATA50	Y14	MA_DATA50	MB_DATA50	AD14
16 MEM_MA_DATA51	Y17	MA_DATA51	MB_DATA51	AE19
16 MEM_MA_DATA52	AB17	MA_DATA52	MB_DATA52	AE18
16 MEM_MA_DATA53	AB15	MA_DATA53	MB_DATA53	AF16
16 MEM_MA_DATA54	AD15	MA_DATA54	MB_DATA54	AF15
16 MEM_MA_DATA55	AD13	MA_DATA55	MB_DATA55	AF13
16 MEM_MA_DATA56	Y12	MA_DATA56	MB_DATA56	AC11
16 MEM_MA_DATA57	Y11	MA_DATA57	MB_DATA57	AB11
16 MEM_MA_DATA58	W11	MA_DATA58	MB_DATA58	Y11
16 MEM_MA_DATA59	AB14	MA_DATA59	MB_DATA59	AE14
16 MEM_MA_DATA60	AA14	MA_DATA60	MB_DATA60	AF14
16 MEM_MA_DATA61	AB12	MA_DATA61	MB_DATA61	AF11
16 MEM_MA_DATA62	AA12	MA_DATA62	MB_DATA62	AD11
16 MEM_MA_DATA63	AA12	MA_DATA63	MB_DATA63	AD11

SKT-CPU638P-GP-U2
62.10055.111





The Processor has reached a preset maximum operating temperature. 100°C
I=Active HTC
O=FAN




緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (3 of 4)
Size	Document Number	Rev	-1
Date: Monday, June 29, 2009			Sheet 6 of 59



 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU (4 of 4)		
Size	Document Number	Rev
SJV50-TR		-1
Date: Monday, June 29, 2009	Sheet 7 of 59	




PART 1 OF 6
HYPER TRANSPORT CPU I/F


RS780M Display Port Support (muxed on GFX)

DP0	GFX_TX0, TX1, TX2, TX3, AUX0, HPD0
DP1	GFX_TX4, TX5, TX6, TX7, AUX1, HPD1


Placement: close RS780



PART 2 OF 6
PCIE I/F GFX



PEG_TXP1[5.0] 50
 PEG_TXN1[5.0] 50




A-LINK



PCIE I/F SB



緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



STRAP_DEBUG_BUS_GPIO_ENABLE
 Enables the Test Debug Bus using GPIO.(PIN: RS780M--> VSYNCS#)
 *1 :Disable 0 : Enable

RS780: Enables Side port memory (RS780 use HSYNCS#)
 *1 :Disable 0 : Enable

SUS_STAT#
 Selects Loading of STRAPS From EEPROM
 *1 : Bypass the loading of EEPROM straps and use Hardware Default Values
 0 : I2C Master can load strap values from EEPROM if connected,
 or use default values if not connected


GPIO MODE	
STRP_DATA	*1
VCC_NB	1.0V 1.1V

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


RS780 (2 of 3)

Title	Document Number	Rev
	SJV50-TR	-1
Date: Monday, June 29, 2009	Sheet 9 of 59	


0.6A per ANT Rev.1.1, Page3




0.45A per ANT Rev.1.1, Page3



0.45A per ANT Rev.1.1, Page3



80mil Width



PART 5/6

J17	VDDHT_1
K16	VDDHT_2
L16	VDDHT_3
M16	VDDHT_4
P16	VDDHT_5
R16	VDDHT_6
T16	VDDHT_7
	VDDPCIE_8
	VDDPCIE_9
	VDDPCIE_10
	VDDPCIE_11
	VDDPCIE_12
	VDDPCIE_13
	VDDPCIE_14
	VDDPCIE_15
	VDDPCIE_16
	VDDPCIE_17

H18	VDDHTRX_1
G19	VDDHTRX_2
F20	VDDHTRX_3
E21	VDDHTRX_4
D22	VDDHTRX_5
B23	VDDHTRX_6
A23	VDDHTRX_7


AE25	VDDHTTX_1
AD24	VDDHTTX_2
AC23	VDDHTTX_3
AB22	VDDHTTX_4
AA21	VDDHTTX_5
Y20	VDDHTTX_6
W19	VDDHTTX_7
V18	VDDHTTX_8
U17	VDDHTTX_9
T17	VDDHTTX_10
R17	VDDHTTX_11
P17	VDDHTTX_12
M17	VDDHTTX_13

J10	VDDA18PCIE_1
P10	VDDA18PCIE_2
K10	VDDA18PCIE_3
M10	VDDA18PCIE_4
L10	VDDA18PCIE_5
W9	VDDA18PCIE_6
C25	VDDA18PCIE_7
H9	VDDA18PCIE_8
T10	VDDA18PCIE_9
R10	VDDA18PCIE_10
Y9	VDDA18PCIE_11
AA9	VDDA18PCIE_12
AB9	VDDA18PCIE_13
AD9	VDDA18PCIE_14
AE9	VDDA18PCIE_15
U10	VDDA18PCIE_15

F9	VDD18_1
G9	VDD18_2
AE11	VDD18_MEM1
AD11	VDD18_MEM2

RS780M-GP-U2

300mil Width



7A per ANT Rev.1.1, Page3
Per check list (Rev 0.02)
RS780M: 1V ~ 1.1V, check PWR team

VDDC_1	K12
VDDC_2	J14
VDDC_3	J16
VDDC_4	J11
VDDC_5	K15
VDDC_6	M12
VDDC_7	L14
VDDC_8	L11
VDDC_9	M13
VDDC_10	M15
VDDC_11	N12
VDDC_12	N14
VDDC_13	P11
VDDC_14	P13
VDDC_15	P14
VDDC_16	R12
VDDC_17	R15
VDDC_18	T11
VDDC_19	T15
VDDC_20	U12
VDDC_21	T14
VDDC_22	J16

VDD_MEM1	AE10
VDD_MEM2	AA11
VDD_MEM3	Y11
VDD_MEM4	AD10
VDD_MEM5	AB10
VDD_MEM6	AC10





PAR 4 OF 6




AB12	MEM_A0	MEM_DQ0/DVO_VSYNC	AA18
AE16	MEM_A1	MEM_DQ1/DVO_HSYNC	AA20
V11	MEM_A2	MEM_DQ2/DVO_DE	AA19
AE15	MEM_A3	MEM_DQ3/DVO_D0	Y19
AA12	MEM_A4	MEM_DQ4	V17
AB16	MEM_A5	MEM_DQ5/DVO_D1	AA17
AB14	MEM_A6	MEM_DQ6/DVO_D2	AA15
AD14	MEM_A7	MEM_DQ7/DVO_D4	Y15
AD13	MEM_A8	MEM_DQ8/DVO_D3	AC20
AD15	MEM_A9	MEM_DQ9/DVO_D5	AD19
AC16	MEM_A10	MEM_DQ10/DVO_D6	AE22
AE13	MEM_A11	MEM_DQ11/DVO_D7	AC18
AC14	MEM_A12	MEM_DQ12	AB20
Y14	MEM_A13	MEM_DQ13/DVO_D9	AD22
		MEM_DQ14/DVO_D10	AD21
		MEM_DQ15/DVO_D11	AD24
AD16	MEM_BA0	MEM_DQS0P/DVO_IDCKP	Y17
AE17	MEM_BA1	MEM_DQS0N/DVO_IDCKN	W18
AD17	MEM_BA2	MEM_DQS1P	AD20
W12	MEM_RAS#	MEM_DQS1N	AE24
X12	MEM_CAS#	MEM_DM0	AE19
AD18	MEM_WE#	MEM_DM1/DVO_D8	W17
AB13	MEM_CS#	MEM_DM1/DVO_D8	AE19
AB18	MEM_CKE	MEM_DM1/DVO_D8	AE19
X14	MEM_ODT	MEM_DM1/DVO_D8	AE19
V15	MEM_CKP	MEM_DM1/DVO_D8	AE19
W14	MEM_CKN	MEM_DM1/DVO_D8	AE19
AE12	MEM_COMP	MEM_DM1/DVO_D8	AE19
AD12	MEM_COMPN	MEM_DM1/DVO_D8	AE19

RS780M-GP-U2

MEM_COMP_P and MEM_COMP_N trace width >=10mils and 10mils spacing from other Signals in X,Y,Z directions






緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.











POWER EXPRESS SUPPORT

PE_GPIO0	VGA RESET	H:Enable
PE_GPIO1	VGA POWER ENABLE	H:Enable



緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title			SB700 (1 of 5)
Size	Document Number		Rev
			-1
Date:	Monday, June 29, 2009	Sheet	11 of 59



Place R near pin14. Route it with 10mils Trace width and 25mils spacing to any signals in X, Y, Z directions.

USB	
Pair	Device
11	CardReader
10	CCD
9	Mini Card2
8	USB4
7	USB3
6	USB2
5	BlueTooth
4	NC
3	NC
2	NC
1	Mini Card1
0	USB1

Strap Pin / define to use LPC or SPI ROM





-Core Design-

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **SB700 (2 of 5)**

Size: Document Number: **SJV50-TR** Rev: -1

Date: Monday, June 29, 2009 Sheet 12 of 59



SA_20081030

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **SB700 (3 of 5)**

Size	Document Number	Rev
		-1


Date: Monday, June 29, 2009 Sheet 13 of 59

Delete DY Parts

REQUIRED STRAPS REQUIRED SYSTEM STRAPS



DEBUG STRAPS



	PCI_CLK2	PCI_CLK3	CLK_PCI_LOM CLK_PCI4	PCLK_FWH	PCLK_KBC	RTCCLK	AZ_RST#	SB_GPO17, SB_GPO16
PULL HIGH	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	RESERVED	IMC ENABLED	CLKGEN ENABLED (Use Internal)	INTERNAL RTC DEFAULT	ENABLE PCI ROM BOOT	ROM TYPE: H, H = Reserved H, L = SPI ROM DEFAULT
PULL LOW	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT		IMC DISABLED DEFAULT	CLKGEN DISABLED (Use External) DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	DISABLE PCI ROM BOOT DEFAULT	L, H = LPC ROM L, L = FWH ROM


NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTCCLK

	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23	PCI_AD30 PCI_AD29
PULL HIGH	USE LONG RESET (DEFAULT)	USE PCI PLL (DEFAULT)	USE ACPI BCLK (DEFAULT)	USE IDE PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Reserved (DEFAULT)	Reserved
PULL LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	Reserved	

Note: SB700 has 15K internal PU FOR PCI_AD[30:23]


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

DDR2 SOCKET_1 (5.2mm)



NORMAL TYPE


DDR_VREF



Place C2.2uF and 0.1uF < 50mils from DDR connector


PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor




Decoupling Capacitor

Put decap near power(0.9V) and pull-up resistor




Place these Caps near DM2




Layout Note:
Place one cap close to every 2 pullup resistors terminated to 0D9V_S3

Place these Caps near PARALLEL TERMINATION




DDR2 SOCKET_2 (9.2mm)




PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor




STANDARD TYPE




Decoupling Capacitor








Put decap near power(0.9V) and pull-up resistor



Place these Caps near PARALLEL TERMINATION



LCD/CCD CONN




Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

LED & LCD CONN / CCD


SJV50-TR

Title: _____
 Size: _____ Document Number: _____ Rev: -1
 Date: Monday, June 29, 2009 Sheet 18 of 59











Change

R49
 TR use 140 ohm
 PU use 150 ohm



Non-Level shift & DIS
mount 0.1uF

Non-Level shift UMA change to 715 ohm
DIS use 499 ohm



R297-->PU-DIS & TR-DIS 0 ohm
PU-UMA & TR-UMA & MUX 5.1K ohm



R52-->PU-DIS & TR-DIS 100K ohm
PU-UMA & TR-UMA & MUX 10K ohm

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			HDMI CONNECTOR		
Size	Document Number		Rev		
A3	SJV50-TR		-1		
Date:	Monday, June 29, 2009	Sheet	20	of	59

SATA HDD Connector




SA_20081112

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
--	--	---

Title			HDD		
Size	Document Number				Rev
	SJV50-TR				-1

SATA ODD Connector



62.10065.441
2ND = 62.10065.541




SA_20081112


<Core Design>






 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
ODD		
Size	Document Number	Rev
SJV50-TR		-1
Date:	Monday, June 29, 2009	Sheet 22 of 59






BLUETOOTH MODULE





<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
BLUETOOTH	
Size	Document Number
SJV50-TR	
Date:	Monday, June 29, 2009
Sheet	23 of 59
Rev	-1





Place PLLVDD/AVDDL CKT as close to chip as possible



R66 change to Bead for Transmitter Distortion

SB 980515
11.31.32.34.35.50.58
PLT_RST1#_B



303V_S0
303V_LAN_S5
R259
R258
R257
R256
R255
R254
R253
R252
R251
R250
R249
R248
R247
R246
R245
R244
R243
R242
R241
R240
R239
R238
R237
R236
R235
R234
R233
R232
R231
R230
R229
R228
R227
R226
R225
R224
R223
R222
R221
R220
R219
R218
R217
R216
R215
R214
R213
R212
R211
R210
R209
R208
R207
R206
R205
R204
R203
R202
R201
R200
R199
R198
R197
R196
R195
R194
R193
R192
R191
R190
R189
R188
R187
R186
R185
R184
R183
R182
R181
R180
R179
R178
R177
R176
R175
R174
R173
R172
R171
R170
R169
R168
R167
R166
R165
R164
R163
R162
R161
R160
R159
R158
R157
R156
R155
R154
R153
R152
R151
R150
R149
R148
R147
R146
R145
R144
R143
R142
R141
R140
R139
R138
R137
R136
R135
R134
R133
R132
R131
R130
R129
R128
R127
R126
R125
R124
R123
R122
R121
R120
R119
R118
R117
R116
R115
R114
R113
R112
R111
R110
R109
R108
R107
R106
R105
R104
R103
R102
R101
R100
R99
R98
R97
R96
R95
R94
R93
R92
R91
R90
R89
R88
R87
R86
R85
R84
R83
R82
R81
R80
R79
R78
R77
R76
R75
R74
R73
R72
R71
R70
R69
R68
R67
R66
R65
R64
R63
R62
R61
R60
R59
R58
R57
R56
R55
R54
R53
R52
R51
R50
R49
R48
R47
R46
R45
R44
R43
R42
R41
R40
R39
R38
R37
R36
R35
R34
R33
R32
R31
R30
R29
R28
R27
R26
R25
R24
R23
R22
R21
R20
R19
R18
R17
R16
R15
R14
R13
R12
R11
R10
R9
R8
R7
R6
R5
R4
R3
R2
R1

303V_S0
303V_LAN_S5
R259
R258
R257
R256
R255
R254
R253
R252
R251
R250
R249
R248
R247
R246
R245
R244
R243
R242
R241
R240
R239
R238
R237
R236
R235
R234
R233
R232
R231
R230
R229
R228
R227
R226
R225
R224
R223
R222
R221
R220
R219
R218
R217
R216
R215
R214
R213
R212
R211
R210
R209
R208
R207
R206
R205
R204
R203
R202
R201
R200
R199
R198
R197
R196
R195
R194
R193
R192
R191
R190
R189
R188
R187
R186
R185
R184
R183
R182
R181
R180
R179
R178
R177
R176
R175
R174
R173
R172
R171
R170
R169
R168
R167
R166
R165
R164
R163
R162
R161
R160
R159
R158
R157
R156
R155
R154
R153
R152
R151
R150
R149
R148
R147
R146
R145
R144
R143
R142
R141
R140
R139
R138
R137
R136
R135
R134
R133
R132
R131
R130
R129
R128
R127
R126
R125
R124
R123
R122
R121
R120
R119
R118
R117
R116
R115
R114
R113
R112
R111
R110
R109
R108
R107
R106
R105
R104
R103
R102
R101
R100
R99
R98
R97
R96
R95
R94
R93
R92
R91
R90
R89
R88
R87
R86
R85
R84
R83
R82
R81
R80
R79
R78
R77
R76
R75
R74
R73
R72
R71
R70
R69
R68
R67
R66
R65
R64
R63
R62
R61
R60
R59
R58
R57
R56
R55
R54
R53
R52
R51
R50
R49
R48
R47
R46
R45
R44
R43
R42
R41
R40
R39
R38
R37
R36
R35
R34
R33
R32
R31
R30
R29
R28
R27
R26
R25
R24
R23
R22
R21
R20
R19
R18
R17
R16
R15
R14
R13
R12
R11
R10
R9
R8
R7
R6
R5
R4
R3
R2
R1


303V_S0
303V_LAN_S5
R259
R258
R257
R256
R255
R254
R253
R252
R251
R250
R249
R248
R247
R246
R245
R244
R243
R242
R241
R240
R239
R238
R237
R236
R235
R234
R233
R232
R231
R230
R229
R228
R227
R226
R225
R224
R223
R222
R221
R220
R219
R218
R217
R216
R215
R214
R213
R212
R211
R210
R209
R208
R207
R206
R205
R204
R203
R202
R201
R200
R199
R198
R197
R196
R195
R194
R193
R192
R191
R190
R189
R188
R187
R186
R185
R184
R183
R182
R181
R180
R179
R178
R177
R176
R175
R174
R173
R172
R171
R170
R169
R168
R167
R166
R165
R164
R163
R162
R161
R160
R159
R158
R157
R156
R155
R154
R153
R152
R151
R150
R149
R148
R147
R146
R145
R144
R143
R142
R141
R140
R139
R138
R137
R136
R135
R134
R133
R132
R131
R130
R129
R128
R127
R126
R125
R124
R123
R122
R121
R120
R119
R118
R117
R116
R115
R114
R113
R112
R111
R110
R109
R108
R107
R106
R105
R104
R103
R102
R101
R100
R99
R98
R97
R96
R95
R94
R93
R92
R91
R90
R89
R88
R87
R86
R85
R84
R83
R82
R81
R80
R79
R78
R77
R76
R75
R74
R73
R72
R71
R70
R69
R68
R67
R66
R65
R64
R63
R62
R61
R60
R59
R58
R57
R56
R55
R54
R53
R52
R51
R50
R49
R48
R47
R46
R45
R44
R43
R42
R41
R40
R39
R38
R37
R36
R35
R34
R33
R32
R31
R30
R29
R28
R27
R26
R25
R24
R23
R22
R21
R20
R19
R18
R17
R16
R15
R14
R13
R12
R11
R10
R9
R8
R7
R6
R5
R4
R3
R2
R1

303V_S0
303V_LAN_S5
R259
R258
R257
R256
R255
R254
R253
R252
R251
R250
R249
R248
R247
R246
R245
R244
R243
R242
R241
R240
R239
R238
R237
R236
R235
R234
R233
R232
R231
R230
R229
R228
R227
R226
R225
R224
R223
R222
R221
R220
R219
R218
R217
R216
R215
R214
R213
R212
R211
R210
R209
R208
R207
R206
R205
R204
R203
R202
R201
R200
R199
R198
R197
R196
R195
R194
R193
R192
R191
R190
R189
R188
R187
R186
R185
R184
R183
R182
R181
R180
R179
R178
R177
R176
R175
R174
R173
R172
R171
R170
R169
R168
R167
R166
R165
R164
R163
R162
R161
R160
R159
R158
R157
R156
R155
R154
R153
R152
R151
R150
R149
R148
R147
R146
R145
R144
R143
R142
R141
R140
R139
R138
R137
R136
R135
R134
R133
R132
R131
R130
R129
R128
R127
R126
R125
R124
R123
R122
R121
R120
R119
R118
R117
R116
R115
R114
R113
R112
R111
R110
R109
R108
R107
R106
R105
R104
R103
R102
R101
R100
R99
R98
R97
R96
R95
R94
R93
R92
R91
R90
R89
R88
R87
R86
R85
R84
R83
R82
R81
R80
R79
R78
R77
R76
R75
R74
R73
R72
R71
R70
R69
R68
R67
R66
R65
R64
R63
R62
R61
R60
R59
R58
R57
R56
R55
R54
R53
R52
R51
R50
R49
R48
R47
R46
R45
R44
R43
R42
R41
R40
R39
R38
R37
R36
R35
R34
R33
R32
R31
R30
R29
R28
R27
R26
R25
R24
R23
R22
R21
R20
R19
R18
R17
R16
R15
R14
R13
R12
R11
R10
R9
R8
R7
R6
R5
R4
R3
R2
R1


LAN Connector



GIGA Lan Transformer



- 1. route on bottom as differential pairs.
- 2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3. No vias, No 90 degree bends.
- 4. pairs must be equal lengths.
- 5. 6mil trace width, 12mil separation.
- 6. 36mil between pairs and any other trace.
- 7. Must not cross ground moat, except RJ-45 moat.




10/100 LAN Transformer	RJ45 PIN
TD+ --> TX+	RJ45-1
TD- --> TX-	RJ45-2
RD+ --> RX+	RJ45-3
RD- --> RX-	RJ45-6


<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title LAN Connector		
Size A3	Document Number SJV50-TR	Rev -1
Date: Monday, June 29, 2009	Sheet 26 of 59	




PC BEEP GAIN CONTROL



Default gain is -6dB without populating the 10K-ohms pull-down resistors going to GPIO1 and GPIO2.

GAIN	10K GPIO RESISTORS	R383
0dB	Populate	Populate
-6dB	Omit	Omit
-12dB	Populate	Omit
-18dB	Omit	Populate

AUDIO OP AMPLIFIER




<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
--	--


Title		
AUDIO AMP (G1454)		
Size	Document Number	Rev
	SJV50-TR	-1
Date	Monday, June 29, 2009	Sheet 28 of 59

MIC IN




LINE OUT

-1M 090325



Internal Speaker



use Varistor for ESD solution

- ===== >>> SPKR_L-, R 58
- ===== >>> SPKR_L+, R 58
- ===== >>> SPKR_R-, R 58
- ===== >>> SPKR_R+, R 58

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Audio Jack**

Size: Document Number: **SJV50-TR** Rev: **-1**

Date: Monday, June 29, 2009 Sheet 29 of 59

MDC 1.5 CONN



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB Connector

Size

Document Number



SJV50-TR

Rev


-1

Date: Monday, June 29, 2009

Sheet 30 of 59



4 IN1 CARD-READER (SD/MMC/MS/XD)




<Core Design>

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title			CARDREADER- RTS5158E
Size	Document Number	Rev	
	SJV50-TR	-1	
Date: Monday, June 29, 2009	Sheet	31	of 59

Mini Card Connector


Half Card



Symbol use 62.10043.461



Symbol use 62.10043.461







<Core Design>

Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
MINI CARD	
Size	Document Number
SJV50-TR	
Date: Monday, June 29, 2009	Sheet 32 of 59

Setting T8 as 90 Degree


$$V_DEGREE = (((Degree - 72) * 0.02) + 0.34) * VCC$$

DXP1:108 Degree
DXP2:H/W Setting
DXP3:88 Degree




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: G792		
Size: A3	Document Number: SJV50-TR	Rev: -1
Date: Monday, June 29, 2009	Sheet: 33	of: 59




Internal Keyboard CONN




SPI FLASH ROM

16M Bits



Connector FOR DEBUG BOARD

20081219



- LPC_LAD0 11,34,58
- LPC_LAD1 11,34,58
- LPC_LAD2 11,34,58
- LPC_LAD3 11,34,58
- LPC_LFRAME# 11,34,58
- PLT_RST1#_B 11,25,31,32,34,50,58
- PCLK_FWH 11,15,58



Boot Device must have ID[3:0] = 0000
 Has internal pull-down resistors
 All may be left floated
 FPET7 Elec. P3-46

<Core Design>

	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
--	---

Title			BIOS
Size	Document Number	Rev	
A4	SJV50-TR	-1	
Date:	Monday, June 29, 2009	Sheet	35 of 59


TOUCH PAD




<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
TouchPad		
Size	Document Number	Rev
	SJV50-TR	-1
Date:	Monday, June 29, 2009	Sheet 36 of 59


Power Button Board




Cover Up Switch



RIGHT



LEFT



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Switches

Size

Document Number



Rev

SJV50-TR

-1

Date: Monday, June 29, 2009

Sheet 37 of 59




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title		Rev
LED on Front Panel		-1
Size	Document Number	
	SJV50-TR	
Date: Monday, June 29, 2009	Sheet 38 of 59	

Run Power




P/H @ 1D8V_S3 PAGE

CPU_CORE
ISL6264



TI TPS51125
3D3V/5V




1D5V_S0



1D2V_S5




2D5V_S0




0D9V_S3




Adapter






TI TPS51124
1.8V / 1.2V




Charger_MAX8731










2009/04/08 Wayne

2009/04/08 Wayne



2009/03/23 Wayne

2009/03/20 Wayne

2008/10/17

20081203

change to poscap

Close to VFB Pin (pin5)


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: TPS51125 5V/3D3V

Size A3 Document Number SJV50-TR Rev -1


Date: Monday, June 29, 2009 Sheet 43 of 59



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
TPS51117 1D8V		
Size	Document Number	Rev
A3	SJV50-TR	-1
Date:	Monday, June 29, 2009	Sheet 44 of 59



$$V_{trip}(mV) = R_{trip}(k\Omega) * 10(\mu A)$$

$$I_{ocp} = (V_{trip}/R_{dson}) + ((1/(2 * L * f)) * ((V_{in} - V_{out}) * V_{out}) / V_{in})$$

20090108_SB Wayne

	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2

$V_{out} = 0.758V * (R1 + R2) / R2$ --> PWM mode
 $V_{out} = 0.764V * (R1 + R2) / R2$ --> Skip Mode


<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **TPS51124 1D1V 1D2V**

Size A3	Document Number	Rev -1
---------	-----------------	--------


Date: Monday, June 29, 2009 Sheet 45 of 59



1D2V_S5
Iomax=0.2A




1D5V_S0
Iomax=1A
G957



<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title 2D5V/1D5V0D9V		
Size A3	Document Number SJV50-TR	Rev -1
Date: Monday, June 29, 2009	Sheet 46 of 59	



79.10712.L02
2ND = 79.10112.3JL
3RD = 79.10712.6JL

2009/0408 WAYNE

SA_980327_Wayne

SA_Wayne_980323

Iomax=13A, OCP>20A

$$V_{out} = 0.75 * (1 + R_h/R_l)$$

20081125 DY


<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title **RT8202A VGA CORE**

Size Document Number **SVJ50-TR** Rev -1


Date: Monday, June 29, 2009 Sheet 47 of 59




<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title VDDR3	
Size A4	Document Number SJV50-TR
Date: Monday, June 29, 2009	Rev -1
Sheet 48 of 59	

Adaptor in to generate DCBATOUT




BATTERY CONNECTOR



<Core Design>

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
AD/BATT CONN	
Size A3	Document Number SJV50-TR
Date: Monday, June 29, 2009	Sheet 49 of 59
Rev -1	



















- 8 PEG_RXP[15..0] << PEG_RXP[15..0]
- 8 PEG_RXN[15..0] << PEG_RXN[15..0]
- 8 PEG_TXP[15..0] << PEG_TXP[15..0]
- 8 PEG_TXN[15..0] << PEG_TXN[15..0]

<Core Design>

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **M92 (1/7) PCIE**

Size A3	Document Number SJV50-TR	Rev -1
Date: Monday, June 29, 2009	Sheet 50 of 59	



Back Bias (body bias) which minimizes power consumption in battery modes.
 PD = Disable
 PD = Enable

Depending on OSC used select voltage divider resist values R25 R70 to ensure XTALIN voltage level of 1.8V


For Thermal sensor


For Thermal sensor

for TR

for TR


for TR





A39 VCC_MECH A39 1 TP242TPAD14-GP
 VSS_MECH AW1 VCC_MECH AW1 1 TP122TPAD14-GP
 VSS_MECH AW39 VCC_MECH AW39 1 TP122TPAD14-GP

M92-M2 uses memory group B only




DIVIDER RESISTORS	DDR2	DDR3
MVREF TO 1.8V	100R	40.2R
MVREF TO GND	100R	100R


MEMORY INTERFACE B

DIS-MUX

SA_20081104



SA_20081105




HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.

STRAPS	PIN	DESCRIPTION
GPIO	DVPPDATA(23:20) (Internal PD)	Initialization Behavior: This signal is input during reset (no reference clock is required). After reset, the default state is output low (0 V). The signals above can be left unconnected if not used.

AMD RESERVED CONFIGURATION STRAPS	
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET	
H2SYNCR, GENERIC	
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET	
GPIO_28_TDO, GPIO21_BB_EN	

If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1		
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number	GPIO[13,12,11]
128MB	x000	ST Microelectronics	M25P05A	0100
256MB	x001		M25P10A	0101
64MB	x010		M25P20	0101
32MB	x		M25P40	0101
512MB	x		M25P80	0101
1GB	x	Chingis (formerly PMC)	Fm25LV512A	0100
2GB	x		Fm25LV1010A	0101
4GB	x			

STRAPS	PIN	DESCRIPTION	RECOMMENDED SETTINGS (0=DO NOT INSTALL RESISTOR 1=INSTALL 10K RESISTOR X=DESIGN DEPENDANT NA=NOT APPLICABLE)
TX_PWRS_ENB (Internal PD)	GPIO0	PCIe Full Tx Output Swing Transmitter Power Savings Enable 0= 50% Tx output swing 1= Full Tx output swing	1
TX_DEEMPH_EN (Internal PD)	GPIO1	Transmitter De-emphasis Enable 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled	1
BIF_GEN2_EN_A	GPIO2	PCIe GME2 ENABLED 0 = Advertises the PCI-E device as 2.5GT/s 1 = Advertises the PCI-E device as 5GT/s	1
AC_BATT	GPIO5	AC (Performance mode) = 3.3 V Battery saving mode = 0.0 V	
ROMSO	GPIO8	BIF_CLK_PM_EN Serial ROM Output from ROM	0
ROMSI	GPIO9	VGA ENABLED Serial ROM Input to ROM	0
ROMIDCFG[3:0] (Internal PD)	GPIO[13,12,11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size	X X X
PWRCTRL_[1,0]	GPIO[15,20]	Power control signals to control the core voltage regulator	
BB_EN	GPIO21	Back Bias (body bias) which minimizes power consumption in battery modes. 0V = Disable 3D3V = Enable	0
AUD[1] AUD[0] (Internal PD)	VGA_HSYNCR VGA_VSYNCR	AUD[1:0] 0:No audio function 01:Audio for DisplayPort and HDMI (if adapter is detected) 10:Audio for DisplayPort only 11:Audio for both DisplayPort and HDMI	1
CCBYPASS	GENERIC		0



for TR
SAMSUNG 72.41164.D0U
HYNIX 2ND = 72.51G63.A0U
DIS-MUX

for TR
72.41164.D0U
2ND = 72.51G63.A0U
DIS-MUX


<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **M92 (6/7) VRAM B0**

Size: A3 Document Number: **SJV50-TR** Rev: -1


Date: Monday, June 29, 2009 Sheet 55 of 59
























72.41164.D0U
2ND = 72.51G63.A0U



72.41164.D0U
2ND = 72.51G63.A0U







<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Test point**

Size: Document Number: **SJV50-TR** Rev: **-1**

Date: Monday, June 29, 2009 Sheet 58 of 59

R297-->PU-DIS & TR-DIS 0 ohm
PU-UMA & TR-UMA & MUX 5.1K ohm

R52-->PU-DIS & TR-DIS 100K ohm
PU-UMA & TR-UMA & MUX 10K ohm

C645~C652
Non-Level shift UMA mount 0 ohm
DIS use DUMMY

<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Change List		
Size	Document Number	Rev
	SJV50-TR	-1
Date: Monday, June 29, 2009	Sheet 59	of 59